" Integration of distribution systems, data assimilation, and advanced modelling into on-line DSA"

# Instability of Voltage Source Converters in weak AC grid conditions : a case study

**Thierry Van Cutsem** 

Lampros Papangelis

t.vancutsem@ulg.ac.be

l.papangelis@ulg.ac.be

University of Liège, Belgium



Power & Energy Soc

research supported by





# Introduction (1)

- Worldwide growth of number of HVDC links using Voltage Source Converters (VSC)
- VSCs can operate with weaker AC grids than Line Commutated Converters

- i.e. with smaller values of

AC system short-circuit capacity VSC nominal power

- However, VSCs can be subject to small-signal instability when connected to a weak AC grid
  - J. Z. Zhou, H. Ding, S. Fan, Y. Zhang and A. M. Gole "Impact of short-circuit ratio and phase locked loop parameters on the small signal behavior of a VSC HVDC converter," IEEE Trans. Power Delivery, vol. 29, 2014
  - A. Canelhas, S. Karamitsos and M. Bazargan, "Review of static voltage stability screening methods for application in AC power grids with large-scale wind penetration and VSC HVDC interconnectors," Proc. 11th IET Int. Conf. on AC/DC Power Transm., 2015





# Introduction (2)

- Improved controls of VSC have been proposed to extend the range of stable operation
  - J. A. Suul, S. D'Arco, P. Rodríguez and M. Molinas, "Impedance-compensated grid synchronisation for extending the stability range of weak grids with voltage source converters," *IET Gener. Transm. & Distrib.*, vol. 10, pp. 1315–1326, 2016
  - A. Egea-Alvarez, S. Fekriasl, F. Hassan and O. Gomis-Bellmunt, "Advanced Vector Control for Voltage Source Converters Connected to Weak Grids," *IEEE Trans. Power Systems*, vol. 30, pp. 3072–3081, 2015
  - L. Zhang, L. Harnefors and H. Nee, "Power-Synchronization Control of Grid-Connected Voltage-source Converters," *IEEE Trans. Power Systems*, vol. 25, 2010
- This presentation: a case study of destabilization of a VSC after a severe drop of short-circuit capacity
  - relying on a simple system with generic VSC model
  - combining small-signal and large-disturbance analyses





#### System and disturbance



after fault clearing by line opening :

$$P_{max}^{st} = \frac{V \cdot E_{th}}{X} = \frac{1 \cdot 1}{2} = 0.5 \text{ pu} (= S_{sc})$$





## Response to fault and line tripping



- Instability driven by power electronics
- does not fall in one of the "classical" categories (angle, frequency, voltage) "ruled" by synchronous machines and loads





#### Response to fault and line tripping

- In terms of pre-fault power,  $P_{max}^{st}$  is the "static" stability limit - no post-disturbance equilibrium ; static power flow equations infeasible
- but the "dynamic" stability limit can be smaller :



#### VSC model (1)



# VSC model (2)

Active power control outer loop



Terminal voltage control outer loop







#### Small-signal analysis : simplified model

$$\frac{d}{dt}i_{d} = \frac{1}{T_{e}}(i_{d}^{ref} - i_{d})$$

$$\frac{d}{dt}i_{q} = \frac{1}{T_{e}}(i_{q}^{ref} - i_{q})$$

$$\frac{d}{dt}i_{q} = \frac{1}{T_{e}}(i_{q}^{ref} - i_{q})$$

$$\frac{d}{dt}\theta = K_{pll}(-v_{x}\sin\theta + v_{y}\cos\theta)$$

$$PLL$$

$$\frac{d}{dt}i_{d}^{ref} = K_{pi}(P^{o} - v_{x}i_{x} - v_{y}i_{y})$$

$$dtiti_{q}^{ref} = -K_{vi}(V^{o} - \sqrt{v_{x}^{2} + v_{y}^{2}})$$

$$0 = -i_{x} + i_{d}\cos\theta - i_{q}\sin\theta$$

$$0 = -i_{y} + i_{q}\cos\theta + i_{d}\sin\theta$$

$$dq \rightarrow xy \text{ reference}$$

$$0 = -v_{x} + E_{th} - X_{th}i_{y}$$

$$0 = -v_{y} + X_{th}i_{x}$$

$$dtiti_{q}^{ref} = -K_{vi}(The venin equiv.)$$





### Small-signal analysis : simplified model linearized

$$\begin{bmatrix} \dot{\Delta i_{d}} \\ \dot{\Delta i_{q}} \\ \dot{\Delta \theta} \\ \dot{\Delta i_{d}'} \\ \dot{\Delta$$

# $J_{dyn} = A - B D^{-1} C$

 $A_{\theta\theta} = K_{pll} (-v_x^o \cos \theta^o - v_y^o \sin \theta^o) \qquad A_{\theta x} = -K_{pll} \sin \theta^o \qquad A_{\theta y} = K_{pll} \cos \theta^o$  $A_{x\theta} = -i_d^o \sin \theta^o - i_q^o \cos \theta^o \qquad A_{y\theta} = -i_q^o \sin \theta^o + i_d^o \cos \theta^o$ Here

## Small-signal analysis : results (1)

Locus of dominant eigenvalues when varying initial power P°;  $X_{th}$ = 2 pu



## Small-signal analysis : results (2)

Locus of dominant eigenvalues when varying initial power P°;  $X_{th}$ = 2 pu



## Small-signal analysis : results (3)

Locus of dominant eigenvalues when varying initial power P°;  $X_{th}$ = 2 pu



# VSC model for large voltage disturbances (1)



# VSC model for large voltage disturbances (2)





# VSC model for large voltage disturbances (3)



# Large disturbances validating small-signal analysis



Very good agreement between small-signal analysis and large-disturbance time simulation

- active power recovers with a ramp
- system "smoothly" brought to its final equilibrium point
  - $\Rightarrow$  stability limit not influenced by nonlinearities







Milder disturbance with a 10  $\Omega\,$  fault resistance

- V drops below 0.9 pu, but not as much
- $\Rightarrow$  the injected reactive current is smaller

Power & Energy Socie

 $\Rightarrow$  there is room for the whole active current (not reduced)



## Large disturbances: effective stability limit



lower effective stability limit (0.38 < 0.44) pu





# Summary

- Power electronics-driven instability after a fault resulting in severe decrease of short-circuit capacity of AC system
- in terms of pre-disturbance power, "static" stability limit  $P_{max}^{st}$ -  $P > P_{max}^{st}$  infeasible; can be detected by static calculation
- "dynamic" stability limit can be more severe :  $P_{max}^{dyn} < P_{max}^{st}$ 
  - determined by small-signal / eigenvalue analysis
  - making V control faster than P control increases  $P_{max}^{dyn}$
  - making the PLL faster decreases stability
- same limit found by large-disturbance time simulations
  - due to the ramp recovery of active power after fault clearing
- **but** fast instability if active current not reduced during fault
  - milder disturbance  $\Rightarrow$  lower reactive current support  $\Rightarrow$  active current

(limit case: drop of short-circuit capacity without fault !)





#### More issues to investigate...

- Adequacy of modelling
  - generic VSC model used in this case study
  - additional controls installed by manufacturers ?
  - combination of phasor-mode and detailed models appropriate ?
- Other forms of instabilities ?
  - harmonics, etc.
- Possibility of detecting the instability from local measurements ?
  - relying on internal signals readily available inside the converter
- Possibility of keeping the HVDC link in operation with a reduced power transfer ?





# Thank you for your attention !

Discussions on modelling with Prof. Xavier Kestelyn, ENSAM, Lille (France) are gratefully acknowledged





# Appendix. PLL and reference frame



(x, y): reference axes on which time-varying phasors are projected in network equations. PLL aims at aligning d axis with  $V_m$ . In steady state:

$$v_q = 0$$
  $\theta = \theta_r$   $i_d = i_P$   $P = v_d i_d$   $i_q = -i_Q$   $Q = -v_d i_q$ 

$$\begin{bmatrix} i_{x} \\ i_{y} \end{bmatrix} = \underbrace{\begin{bmatrix} \cos\theta & -\sin\theta \\ \sin\theta & \cos\theta \end{bmatrix}}_{\mathbf{R}_{dq \to xy}(\theta)} \begin{bmatrix} i_{d} \\ i_{d} \end{bmatrix} \begin{bmatrix} i_{d} \\ i_{d} \end{bmatrix} = \underbrace{\begin{bmatrix} \cos\theta & \sin\theta \\ -\sin\theta & \cos\theta \end{bmatrix}}_{\mathbf{R}_{xy \to dq}(\theta)} \begin{bmatrix} i_{x} \\ i_{y} \end{bmatrix}$$





# Appendix. Data

#### VSC

- $S_N = 1000 \text{ MVA}$
- $V_N^{ac} = 400 \text{ kV}$
- $V_N^{dc} = \pm 320 \text{ kV}$
- *R* = 0.01 pu
- *L* = 0.2 pu

- Controls
- Inner Loops :  $K_P = 0.127 \text{ pu/pu}$   $K_I = 2 \text{ pu/(pu.s)}$ 
  - $\rightarrow$  response time  $\sim 5$  ms
- PLL :  $K_{pll} = 60 \text{ rad/(pu.s)}$
- Outer loops :  $K_{PI} = 30 \text{ pu/s}$   $K_{VI} = 0.01 \text{ pu/s}$  $K_V = 2.5 \text{ pu/pu}$



